Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Fabric of Truth, Inc

    Director, Digital Design Verification

    Santa Clara, CA, United States

    • Ending Soon

    FABRIC CRYPTOGRAPHY FABRIC CREATES NEXT-GENERATION CRYPTOGRAPHY TECHNOLOGY THAT REIMAGINES TRUST AND PRIVACY. Fabric is a fast-growing Series A full-stack silicon, hardware and cloud company that was founded to unlock the next generation of cryptography. Encryption and decryption secured the Internet as we know it. The next paradigm of cryptography

    Job Source: Fabric of Truth, Inc
  • MIPS Technologies

    Design Verification Manager

    San Jose, CA, United States

    • Ending Soon

    We are seeking an experienced Design Verification Manager. This position requires extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification, constrained random generators, and reference model-based checkers. The candidate must be able to take critical decisions and complet

    Job Source: MIPS Technologies
  • Akraya

    Design Verification Engineer:

    Santa Clara, CA, United States

    Primary Skills:Technical Manufacturing, Failure Analysis, manufacturing, scripting, hardware debugging and fault isolation Location: Santa Clara, CA (Onsite) Duration: 12+ Months Contract Type: W2 Pay Range:$35.00 - $40.00 per hour. on w2 NOTE: Role opens for Women Back to Work candidates with a career gap Grow your skills by working with the bes

    Job Source: Akraya
  • Intelliswift Software Inc

    Design Verification Engineer

    San Jose, CA, United States

    • Ending Soon

    Title: Design Verification Engineer Location: San Jose, CA, Austin, TX, Phoenix, AZ Duration: 12 Months. Pay Rate: $75 to $80/hr Job Description: Testbench development - System Verilog UVM and C tests Integration/development of C tests/APIs and SW build flow Integration/development of UVM mailboxes and HW/SW communication components Test plan devel

    Job Source: Intelliswift Software Inc
  • Meta

    Design Verification Engineer_

    Sunnyvale

    • Ending Soon

    **Summary:** Meta Platforms, Inc. (Meta), formerly known as Facebook Inc., builds technologies that help people connect, find communities, and grow businesses. When Facebook launched in 2004, it changed the way people connect. Apps and services like Messenger, Instagram, and WhatsApp further empowered billions around the world. Now, Meta is moving

    Job Source: Meta
  • Advanced Micro Devices

    Design Verification Engineer

    San Jose, CA, United States

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpin

    Job Source: Advanced Micro Devices
  • Apple, Inc.

    Design Verification Engineer

    Cupertino, CA, United States

    • Ending Soon

    Summary Posted: Jan 13, 2023 Role Number: 200451263 At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a visionary and unusually talented Design Verification Engineer. As a member of our dynamic gr

    Job Source: Apple, Inc.
  • Mirafra Technologies

    Design Verification Engineer

    Santa Clara, CA, United States

    • Ending Soon

    Looking to add DV Engineers in Irvine, San Diego and Santa Clara. On going needs additional 10 engineers in team. Position detail: SOC verification Experience level : 5-20 years Architect block and full-chip verification environments using HVLs and constrained random techniques for SOCs with embedded CPUs and mixed signal interfaces. Requires U

    Job Source: Mirafra Technologies

Director, Design Verification

Mountain View, CA, United States

About us:

Aeva’s mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy with its groundbreaking sensing and perception technology that integrates all key LiDAR components onto a silicon photonics chip in a compact module. Aeva 4D LiDAR sensors uniquely detect instant velocity in addition to 3D position, allowing autonomous devices like vehicles and robots to make more intelligent and safe decisions.

Role Overview:

Aeva is seeking a hands-on Director of Design Verification. In this role, you will be responsible for the functional verification and validation of Aeva Digital ASICs.

What you'll do: Manage SOC verification and validation teams, including recruiting and building team capabilities

Participate in the definition and deployment of industry-standard verification and validation methodologies

Drive strategy of verification testbench and test-plans in collaboration with design and architecture teams

Drive closure of functional verification including achieving functional coverage metrics in accordance with the verification plan

Drive validation strategy using FPGA prototyping or Emulation platforms working closely with cross-functional teams in the company

Drive closure of validation tasks to achieve pre-tapeout SOC and SW validation goals

Drive planning and execution of silicon bring-up activities, and be the focal point for resolving silicon issues in system validation

Collaborate with architects, designers, and SW engineers. Lead by example in a fast-paced environment.

Be a clear communicator with a proven ability to work across functions inside the company, and with partners across the globe.

What you'll have: Strong management experience in building and guiding verification and validation engineers

Proven experience in state-of-the-art verification methodologies including SV/UVM, Coverage driven verification, and formal verification

Proven experience in developing test firmware for FPGA and/or Emulation platforms

Extensive experience in verification and validation of SOCs with LPDDR, Ethernet, and other standard interfaces, ARM/RISC-V processors

Must have worked with EDA vendors in the areas of simulation VIP, Emulation AVIP, and tools

BSEE, MSEE, or Ph.D. with 10+ years of relevant management experience in verification of Digital ASICs.

Nice to haves: Working knowledge of verifying DSP sub-systems with reference models

Familiarity with verifying functional safety features (ISO 26262) in SOCs

Remote workforce (domestic and international) management experience

What's in it for you: Be part of a fast-paced and dynamic team

Very competitive compensation and meaningful stock grants

Exceptional benefits: Medical, Dental, Vision, and more

Unlimited PTO: We care about results, not punching timecards

$227,200 - $307,400 a year Salary pay ranges are determined by role, level, and location. Within the range, the successful candidate’s starting base pay will be determined based on factors including job-related skills, experience, certifications, qualifications, relevant education or training, and market conditions. These ranges are subject to change in the future. Depending on the position offered, equity, bonus, and other forms of compensation may be provided as part of a total compensation package, in addition to comprehensive medical, dental, and vision coverage, pre-tax commuter and health care/dependent care accounts, 401k plan, life and disability benefits, flexible time off, paid parental leave, and 11 paid holidays annually.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for Director, Design Verification jobs in Mountain View, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.