Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • SQL Pager LLC

    Lead Design Verification Engineer

    San Jose, CA, United States

    Job Description Full time, direct hire role at client (semiconductor company) Lead verification efforts on PCIe IPs and SoC products Architect and build system and unit-level UVM verification environment Work with architects to define verification strategy and execution plans Review metrics and deliver task with high quality Analyze Functional, Cod

    Job Source: SQL Pager LLC
  • Google

    Design Verification Engineering Lead, Silicon_

    Mountain View

    Minimum qualifications: + Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field, or equivalent practical experience. + 5 years of experience with verification methodologies and languages such as UVM and SystemVerilog. Preferred qualifications: + Master's degree or PhD in Electrical Engineering, Comp

    Job Source: Google
  • Lightmatter

    Principal/Lead Design Verification Engineer

    Mountain View, CA, United States

    • Ending Soon

    Principal/Lead Design Verification Engineer Lightmatter is a photonic computer company that is redefining what computers and human beings are capable of by building the engines that will drive discoveries and progress sustainably. With modern human progress relying heavily on computers, the world has hit a dead end with traditional transistors, and

    Job Source: Lightmatter
  • Akraya

    Design Verification Engineer:

    Santa Clara, CA, United States

    Primary Skills:Technical Manufacturing, Failure Analysis, manufacturing, scripting, hardware debugging and fault isolation Location: Santa Clara, CA (Onsite) Duration: 12+ Months Contract Type: W2 Pay Range:$35.00 - $40.00 per hour. on w2 NOTE: Role opens for Women Back to Work candidates with a career gap Grow your skills by working with the bes

    Job Source: Akraya
  • Intelliswift Software Inc

    Design Verification Engineer

    San Jose, CA, United States

    Title: Design Verification Engineer Location: San Jose, CA, Austin, TX, Phoenix, AZ Duration: 12 Months. Pay Rate: $75 to $80/hr Job Description: Testbench development - System Verilog UVM and C tests Integration/development of C tests/APIs and SW build flow Integration/development of UVM mailboxes and HW/SW communication components Test plan devel

    Job Source: Intelliswift Software Inc
  • Apple

    Design Verification Engineer

    Cupertino, CA, United States

    Design Verification Engineer Cupertino,California,United States Hardware Does making the next great technology product excite you? Imagine what you could do here. At Apple, our new ideas have a way of becoming great products, services, and customer experiences very quickly. We bring passion and dedication to our job and when you are a part of th

    Job Source: Apple
  • MIPS Technologies

    Design Verification Manager

    San Jose, CA, United States

    • Ending Soon

    We are seeking an experienced Design Verification Manager. This position requires extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification, constrained random generators, and reference model-based checkers. The candidate must be able to take critical decisions and complet

    Job Source: MIPS Technologies
  • ATR International

    Design Verification Engineer

    Milpitas, CA, United States

    • Ending Soon

    The role is a technical, hands-on, in charge of the verification environment for new silicon projects and developments We are looking for an experienced professional with Passion & Drive to succeed. Primary Responsibilities Include: • Responsible for all aspects of verification methodology employed and for ensuring the application of uniform stand

    Job Source: ATR International

Design Verification Lead

Cupertino, CA, United States

Are you a leader and want to apply your engineering background to make big things happen, and can you influence, connect, get results and communicate effectively while delivering on a predictable and dynamic schedule?The Custom Silicon Management Group provides critical custom silicon for all mobile products including iPhone, iPad, iPod, and AppleTV. We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon suppliers working on groundbreaking technologies!We are looking for a remarkable Design Verification Lead to work with multi-functional teams and external vendors to define, develop and productize the next generation of mobile solutions.

Description

As a CSM (Custom Silicon Management) DV lead, you will be leading the DV front for vendor silicons (power, display, touch and sensors, accessories). You will manage throughout the entire project phase, from specification, planning, execution, to sign-off. Key tasks include- Work closely with internal & external teams to review specifications, improve DV plans & methodologies, and ensure full verification coverage.- Collaborate with design & micro-architecture teams to understand the functional & performance goals of the design.- Lead and track DV progress and quality. Review DV architecture, implementation, metrics. Provide technical guidance to planning, execution, and long term technology roadmap.

Key Qualifications

Advanced knowledge of ASIC architecture, design, and verification flow.

Expert knowledge of state-of-the-art verification flow and methodology, such as constrained random, functional/code coverage, assertions, GLS.

Hands-on experience with modern verification languages, including SystemVerilog / UVM

Knowledge of industry standard interfaces.

Knowledge of Formal verification, low power verification and analog mixed signal simulation are a plus.

Excellent social and communication skills, team spirit, and the passion to take on diverse challenges.

Education & Experience - BS and a minimum of 10+ years of relevant industry experience is required.- MSEE / MSCE or PhD is preferred.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $160,700 and $282,500, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for Design Verification Lead jobs in Cupertino, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.