Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Aviva Links

    Silicon Validation Engineer

    San Jose, CA, United States

    • Ending Soon

    Summary We are looking for a Senior Technical Lead that will drive the characterization and productization of SerDes and other High-Speed interfaces as part of Aviva's Automotive grade products. This is an exciting role that includes working on Pre-Silicon test mechanisms as well as defining and implementing test sequences for Post-Silicon debug

    Job Source: Aviva Links
  • Apple, Inc.

    Silicon Validation Engineer

    Cupertino, CA, United States

    Summary Posted: Dec 8, 2023 Weekly Hours: 40 Role Number: 200451980 In this highly visible role, you will perform lab characterization and validation of various analog & mixed signal embedded circuits; and collaborate with multi-functional teams to launch the world's most premiere mobile SoC's. At Apple, we work every single day to craft produ

    Job Source: Apple, Inc.
  • Apple Inc.

    Silicon Validation Engineer

    Cupertino, CA, United States

    • Ending Soon

    Add a favorite To view your favorites, sign in with your Apple ID. In this highly visible role, you will perform lab characterization and validation of various analog & mixed signal embedded circuits; and collaborate with multi-functional teams to launch the world's most premiere mobile SoC’s.At Apple, we work every single day to craft products t

    Job Source: Apple Inc.
  • BrickRed Systems

    Silicon Validation Engineer

    Mountain View, CA, United States

    • Ending Soon

    Looking for a Senior Silicon Validation Engineer with 10+ years of experience in pre-silicon DV test generation, constrained random test techniques, and programming (Python, C/C++). Join our Mountain View team for a onsite role, focusing on debugging and validating silicon devices for cutting-edge projects. ABOUT THE ROLE: Purpose of the Team: The

    Job Source: BrickRed Systems
  • Meta

    Silicon Validation Engineer

    Sunnyvale, CA, United States

    The Reality Labs team is building products that make it easier for people to connect with the ones they love most. We are a team of world-class experts developing and shipping products at the intersection of silicon, hardware, software, and content. The Reality Labs team seeks a Silicon Validation Engineer. As a Silicon Validation Engineer, you wil

    Job Source: Meta
  • Apple, Inc.

    CPU Silicon Validation Engineer

    Santa Clara, CA, United States

    • Ending Soon

    Summary Posted: Apr 1, 2024 Role Number: 200545482 Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences very quickly. Dynamic, thoughtful people and inspiring, innovative technologies are the norm here. The same passion for innovation that goes into our products als

    Job Source: Apple, Inc.
  • Broadcom Corporation

    SerDes Silicon Validation Engineer

    San Jose, CA, United States

    Please Note: 1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account) 2. If you already have a Candidate Account, please Sign-In before you apply. Job Description: Individual will part of a team that has ownership of key SerDes IP used across multiple products in Br

    Job Source: Broadcom Corporation
  • Apple

    Wireless Silicon Validation Engineer

    Cupertino, CA, United States

    Wireless Silicon Validation Engineer Santa Clara Valley (Cupertino),California,United States Hardware Are you passionate about changing the world? As a member of our dynamic group, you will have the unique and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apples customers every single day! We have a c

    Job Source: Apple

Principal Silicon Validation Engineer

San Jose, CA, United States

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Description

Join a growing and dynamic IP team and help lead the development of best in class digital and mixed signal IP products. This is a tremendous opportunity to work with an experienced team focusing on development of high-performance IP related to DDR/LPDDR/GDDR.

The role will be a key member of technical staff in an organization responsible for IP activities including but not limited to Pre-Silicon integration and Post silicon bring-up and test support for the customers. This candidate will be the primary interface between customer and CDNS R&D team. Candidate should possess strong communication skills with ability to manage multiple priorities on day-to-day basis. Ownership of tasks, ability to collaborate with remote teams located worldwide and clear communication of status, are must-have attributes in this role.

Primary Responsibilities:

* Responsible for supporting integration / customization / post silicon bring up of CDNS DDR IP subsystems.* Analyze and resolve complex subsystem application or implementation issues and provide professional guidance to customers.* Support DDR PHY and controller SOC integration reviews, and integration questions.* Perform and help debug RTL and gate level simulations to verify functionality.* Perform and help debug Synthesis/STA scripts/constraints.* Participate in development of Application notes, Training materials.* Participate in development of CDNS documentations and checklists for customers.* Support post silicon bringup and deployment activities by our customers.* Enhance customer experience by providing prompt updates to customers.

Position Requirements:

* M.S. Electrical/Computer Engineering (or similar degree)* 5+ years of overall experience* Experience working with DDR5/4, LPDDR5/4 IP.* Verilog RTL design and gate level verification experience.* Synthesis and STA experience, back-end experience is a plus* Familiarity with industry standard DFT flows and test methodologies.* Familiarity with package and board design.* Ability to read schematics and participate in SI/PI reviews for customer board/package implementation

Preferred Qualifications

* Experience with DDR PHY and DSP based architectures

The annual salary range for California is $128,100 to $237,900. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We're doing work that matters. Help us solve what others can't.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for Principal Silicon Validation Engineer jobs in San Jose, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.