Email Alert for
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.
Stealth AI Startup
San Jose, CA, United States
Acceler8 Talent is partnered with a post Series A start-up company that is the leading provider of PCIe & CXL switches aiming to accelerate AI computing in data canters and HPC. They have created the worlds first and only hybrid switch with a 256 lane count. They have recently partnered with a Global leading company to reconfigure the future of AI
Job Source: Stealth AI StartupApple, Inc.
Cupertino, CA, United States
Summary Posted: Dec 8, 2023 Weekly Hours: 40 Role Number: 200451980 In this highly visible role, you will perform lab characterization and validation of various analog & mixed signal embedded circuits; and collaborate with multi-functional teams to launch the world's most premiere mobile SoC's. At Apple, we work every single day to craft produ
Job Source: Apple, Inc.Apple Inc.
Cupertino, CA, United States
In this highly visible role, you will perform lab characterization and validation of various analog & mixed signal embedded circuits; and collaborate with multi-functional teams to launch the world's most premiere mobile SoC’s. At Apple, we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no
Job Source: Apple Inc.CyberCoders
San Jose, CA, United States
Validation Engineering Manager - SerDes, PCIe *Job Title:* Validation Engineering Manager - SerDes, PCIe *Job Location:* San Jose, CA *Compensation:* $200K - $270K base Depending on experience plus stock options! *Requirements:* Validation Manager, Post-Silicon Validation, SerDes, PCIe, Electrical Characterization, DVT We were founded in 2020 by a
Job Source: CyberCodersTriton R&D Consulting, LLC
San Jose, CA, United States
Skills, Experience, Knowledge Knowledge of Serdes function and validation Knowledge of PCIe LTSSM Experience with electrical characterization and DVT activities Familiar with IP associated with Serdes and PCIe Experience managing a team of validation engineers MSEE or equivalent 5 years in validation engineering 3 years managing validation 10 years
Job Source: Triton R&D Consulting, LLCVBeyond
Mountain View, CA, United States
Role: Tools Automation Engineer Location: Mountain View, CA - onsite Mode : Contract 10-15 years of experience. Deep understanding of pre-Silicon DV functional coverage concepts. Understanding and experience in Assertion coverage and also structural coverage Experience with coverage collection on Emulation platforms Experience / understanding of ho
Job Source: VBeyondAstera Labs
Santa Clara, CA, United States
Job Description: As a Principal System Validation Engineer, you will develop and perform system validation tests using leading-edge Data Center equipment and scalable automation platforms. The validation team holds customers’ system requirements in the highest regard and is solely responsible for certifying a product’s conformance to this high bar
Job Source: Astera LabsCadence Design Systems
San Jose, CA, United States
Principal Silicon Validation Engineer page is loaded Principal Silicon Validation Engineer Apply locations SAN JOSE time type Full time posted on Posted 25 Days Ago job requisition id R42455 At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of techn
Job Source: Cadence Design SystemsSan Jose, CA, United States
Please Note:
1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)
2. If you already have a Candidate Account, please Sign-In before you apply.
Job Description:
Individual will part of a team that has ownership of key SerDes IP used across multiple products in Broadcom, developed on leading edge silicon technologies. The individual will have ownership for validating one or more aspects of SerDes (Transmitter, Receiver, PLL, CDR) performance at speeds up to 128 Gb/s for PCIE, Ethernet, JESD,CPRI and SAS/SATA standards.
Proficient in one or more industry standards (PCIe, Ethernet, CPRI, JESD) related to electrical validation.
Knowledge of key blocks within SerDes such as CTLE, DFE, FFE, CDR, PLL, TX
Able to perform calibration using to standards utilizing Seasim/SigTest calibration packages for PCIe and COM based calibrations for Ethernet/JESD/CPRI.
Fluent in Python programming language.
Requires extensive lab experience using high performance test equipment, cables and connectors
Experience: Strong academic and technical background in Electrical or Computer Engineering with Bachelors and 12+ years of related experience or Master's degree and 10+ years of related experience.
Additional Job Description:
Compensation and Benefits
The annual base salary range for this position is $126,000 - $210,000
This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, gender identity, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.
If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.
#J-18808-Ljbffr
Email Alert for SerDes Silicon Validation Engineer jobs in San Jose, CA, United States
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.