Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Leidos

    Microelectronics ASIC Design Engineer

    San Diego, CA, United States

    • Ending Soon

    Description The EW Division of Leidos is looking for a Microelectronics Design Engineer to work with a multi-disciplined design team (electrical engineers, systems engineers, scientists, etc) to design, develop, simulate, and integrate innovative custom microelectronics in support of warfighter missions. Candidate will have a strong background in D

    Job Source: Leidos
  • Leidos

    Microelectronics ASIC Design Engineer

    San Diego, CA, United States

    • Ending Soon

    Description The EW Division of Leidos is looking for a Microelectronics Design Engineer to work with a multi-disciplined design team (electrical engineers, systems engineers, scientists, etc) to design, develop, simulate, and integrate innovative custom microelectronics in support of warfighter missions.  Candidate will have a strong background in

    Job Source: Leidos
  • Qualcomm

    ASIC Design Engineer (Security Group)

    San Diego, CA, United States

    • Ending Soon

    Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: Qualcomm is the world leader in wireless ICs powering the majority of 4G and 5G devices and the largest fabless semiconductor company in the world. Qualcomm is looking for bright ASIC engineers with excellent analytical and techn

    Job Source: Qualcomm
  • Apple Inc.

    ASIC Digital Design Engineer Lead

    San Diego, CA, United States

    • Ending Soon

    Are you a leader? Do you want to utilize your engineering background to make big things happen? Can you influence, connect, get results and communicate effectively? Can you deliver on a predictable and dynamic schedule? We have an extraordinary opportunity for senior level engineers to drive and lead technical engagements between Apple and silicon

    Job Source: Apple Inc.
  • Qualcomm

    Analog / Mixed Signal ASIC Design Engineer, Senior

    San Diego, CA, United States

    QCT mixed-signal IP design team is looking for talented analog integrated circuit designers at various levels to help with designing high-performance and low-power mixed-signal IPs (SerDes, DDR, PLL, DAC, ADC, sensors, etc.) for Qualcomm’s products targeted for 5G, AI/ML, compute, and automotive applications. QCT mixed-signal design team consists o

    Job Source: Qualcomm
  • Qualcomm

    ASIC Design Engineer (Security Group)_

    San Diego

    • Ending Soon

    **Company:** Qualcomm Technologies, Inc. **Job Area:** Engineering Group, Engineering Group > ASICS Engineering **General Summary:** As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connecte

    Job Source: Qualcomm
  • Qualcomm

    ASIC Design Engineer - Eng level

    San Diego, CA, United States

    Company: Qualcomm Technologies, Inc. Job Area: Engineering Group, Engineering Group > ASICS Engineering General Summary: As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation experiences and drives communication and data processing transformation to help create a smarter, connected futu

    Job Source: Qualcomm
  • Amazon

    Sr. ASIC Design Verification Engineer

    San Diego, CA, United States

    Description Project Kuiper is an initiative to launch a constellation of Low Earth Orbit satellites that will provide low-latency, high-speed broadband connectivity to unserved and underserved communities around the world. The Role: Be part of Project Kuipers sub-team responsible for defining and implementing the digital chip SOCs for communication

    Job Source: Amazon

Senior ASIC Design Engineer

San Diego, CA, United States

About InnoPhase IoT

If you are keen to work with a bunch of brilliant people with various backgrounds, if you share the same value of working smart and celebrating successes, if you have enthusiasm for big technology in a small company, if your goals are to learn and experience different aspects of worknot just singing the same song every day, you'll find your playground at Innophase IoT.

We are looking for people seeking AWESOMENESS! If you're good at what you do, you can work anywhere. If you're the best at what you do, come work at Innophase IoT!

Job Description:

Join Innophase IoT as a Senior ASIC Design Engineer and be contribute to the development of Low-power WiFi, BT/BLE RTL design, and implementation. You will be involved in the design

development cycle, which includes participating in high-level product specifications, RTL development, working closely with RTL design and verification engineers.

Your specific responsibilities may include but are not limited to the following:

Run synthesis, STA setup, and logic equivalency checks.

Run Linting, Clock-domain-crossing, Reset-domain-crossing checks.

Help run scripts to generate memories, memBIST, and DFT logic

Contribute to micro-architecture, and develop SystemVerilog RTL with established guidelines to meet size, timing, and power target.

Develop, and refine scripting and analysis tools to automate and enhance ASIC development flow

Work closely with RTL, and Physical Design teams at various stages of product development

Required Qualifications:

Eagerness to learn, collaborate, and enjoy debugging and problem solving in a team environment.

Experience with Python, Perl, Tcl, and shell scripts

4+ years of experience in RTL design using Verilog, SystemVerilog

Experience in synthesis, timing closure for FPGA and/or ASICs

Experience with front-end design and integration tasks including lint, CDC, synthesis, and developing timing ECOs.

BSEE or MSEE, with experience in ASIC development and/or FPGA prototyping

Ability to work independently, and proactively identify and resolve issues.

Experience with Incisive/Excellium/VCS, Verdi, Jasper/Spyglass or equivalent tools

Preferred Qualifications:

Experience in Low Power design development (UPF/CPF), involving multiple power, and voltage domains.

Expertise in working w/ APB/AHB/AXI bus protocols.

Understanding of wireless standards, such as IEEE 802.11, 802.15, Bluetooth is a plus, but not required.

Experience with lab debug, multi-team, multi-site working environment is a strong plus.

Experience using PowerArtist/Joules and providing actionable feedback into design.

We bring together the best in technology, drive innovation to create the best ULP wireless IoT solutions and user experiences in home, building and industrial automation and wearables.. We create career opportunities across a wide range of locations, disciplines and are at the forefront of change, thanks to our remarkable people, who bring cutting-edge products and solutions to our customers. If you share in our passion for teamwork, our vision to revolutionize the IoT industry and our goal to lead the future in technology, we want you to fast-forward your career at InnoPhase IoT.

It is key to unleash the potential in every employee, every team, every leader, and the company herself. We know employees perform best when motivated, appreciated and recognized, and can be themselves. We are committed to building a culture where every voice can be heard, everyone has room for growth and can make meaningful contributions. At the end of the day, we want success not just for the company, but also for everyone who believes in the company, the vision, and the future.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for Senior ASIC Design Engineer jobs in San Diego, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.