Validation Manager
San Jose, CA, United States
Acceler8 Talent is partnered with a post Series A start-up company that is the leading provider of PCIe & CXL switches aiming to accelerate AI computing in data canters and HPC.
They have created the worlds first and only hybrid switch with a 256 lane count. They have recently partnered with a Global leading company to reconfigure the future of AI cloud computing.
This company is actively looking for a Validation Manager.
Qualifications:
As a SoC Architect, you'll lead our cutting-edge switch SoC's capability evolution, ensuring our products remain market leaders. Key responsibilities include:
Serdes Expertise: Deep knowledge of SerDes technology and validation techniques.
PCIe LTSSM Proficiency: Skilled in navigating and troubleshooting PCIe LTSSM states.
Electrical Characterization & DVT: Expert in electrical characterization and DVT processes.
SerDes & PCIe IP: Familiar with IP related to SerDes and PCIe for seamless integration.
Team Leadership: Manage and motivate a team of validation engineers.
Educational Qualification: MSEE or equivalent degree.
Validation Experience: 5 years in validation engineering.
Management Experience: 3 years managing validation teams.
Electronics Engineering: 10 years of experience in electronics engineering.
Responsibilities:
Post-Silicon Validation Planning: Develop and execute comprehensive post-silicon validation plans.
Collaboration with Design Engineers: Understand and validate design features.
Customer Use Cases: Align validation with customer needs through coordination with Product Marketing.
Feature Testing: Identify optimal testing methods for various features.
Plan Management: Oversee and ensure timely progress of validation plans.
PCI-SIG Compliance Testing: Manage and execute PCI-SIG compliance testing.
Lab Equipment & Consultants: Identify and manage necessary lab equipment and consultants for PCI-SIG acceptance.
Team Recruitment: Recruit, interview, and hire skilled validation engineers.
PCIe Switch Bring-Up: Oversee the bring-up process for PCIe switch devices.
Device Characterization: Coordinate with Operations on device characterization plans and results.
Future Test Requirements: Review and plan test requirements for upcoming devices.
If you are interested or know someone who would be a good fit for this position please feel free to apply here or reach out to [email protected]
#J-18808-Ljbffr