Validation Engineering Manager
San Jose, CA, United States
Skills, Experience, Knowledge
Knowledge of Serdes function and validation
Knowledge of PCIe LTSSM
Experience with electrical characterization and DVT activities
Familiar with IP associated with Serdes and PCIe
Experience managing a team of validation engineers
MSEE or equivalent
5 years in validation engineering
3 years managing validation
10 years in electronics engineering
Activities
Create plan for Post-Silicon validation
Work with design engineers to understand features
Work with Product Marketing to understand customer use cases
Determine best way to test various features
Manage progress of the plan
Manage PCI-SIG compliance testing
Determine lab equipment needed, and consultants needed to achieve PCI-SI acceptance; manage lab equipment
Recruit, interview, and hire validation engineers
Bring up PCie switch devices
Work with Ops for device characterization plan, activities, and results
Review test requirements for future devices
#J-18808-Ljbffr