Create Email Alert

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Intel Corporation

    Analog / Mixed Signal DTCO Engineer

    Folsom, CA, United States

    • Ending Soon

    Analog / Mixed Signal DTCO Engineer page is loaded Analog / Mixed Signal DTCO Engineer Apply locations US, Oregon, Hillsboro US, California, Folsom US, California, Santa Clara US, Arizona, Phoenix US, California, San Jose time type Full time posted on Posted 2 Days Ago job requisition id JR0259930

    Job Source: Intel Corporation
  • Intel GmbH

    Analog Design Engineer

    Folsom, CA, United States

    Job Description Role and Responsibilities: We are looking for a highly motivated analog designer to join the circuit team for Intel's next generation of chipsets/SOC. As part of the team, you will be working across different teams within the organization: architecture, technology development, IP designers, package and platform engineers to analyz

    Job Source: Intel GmbH
  • Intel

    Analog Design Engineer

    Folsom, CA, United States

    Job Details: Job Description: Role and Responsibilities: We are looking for a highly motivated analog designer to join the circuit team for Intel's next generation of chipsets/SOC. As part of the team, you will be working across different teams within the organization: architecture, technology development, IP designers, package and platform eng

    Job Source: Intel
  • Intel GmbH

    Design Technology Enablement Engineer

    Folsom, CA, United States

    Job Description About DE organization: This position is within the Design Enablement (DE) organization of Technology Development (TD). At Intel, Design Enablement is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable design teams to get to market faster with leadership products on

    Job Source: Intel GmbH
  • Autodesk

    Principal Engineer, Marketing Technology

    Sacramento, CA, United States

    • Ending Soon

    **Job Requisition ID #** 23WD74395 **Position Overview** Autodesk is looking for an accomplished Technical Engineer in Marketing Technology to work hybrid/remote on our Marketing Engineering Team, reporting to the Director of Engineering. You will join a team of engineers who build modern marketing technology stack to support Autodesk's hypergro

    Job Source: Autodesk
  • Verizon

    Principal Engineer Network Design

    Sacramento, CA, United States

    When you join Verizon Verizon is one of the world's leading providers of technology and communications services, transforming the way we connect around the world. We're a human network that reaches across the globe and works behind the scenes. We anticipate, lead, and believe that listening is where learning begins. In crisis and in celebration,

    Job Source: Verizon
  • SK hynix America

    Principal Engineer, Logic Design

    Sacramento, CA, United States

    Description Job Title : Principal Engineer - Logic Design Location : Sacramento, CA or San Jose, CA Job Type : Full-Time In the rapidly growing NAND Flash space amid the era of big data, this is an exciting time to be at SK Hynix NAND America - come join our NAND Design team as a Principal Engineer and work on one of the most advanced 3D NAND t

    Job Source: SK hynix America
  • Micron Technology

    Principal Digital Design Engineer - HBM Design

    Folsom, CA, United States

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Our Opportunity Summary: For more than 43 yea

    Job Source: Micron Technology

Principal Design Technology Co-Optimization (DTCO) Engineer

Folsom, CA, United States

Our vision is to transform how the world uses information to enrich life for all .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

For more than 45 years, Micron Technology, Inc. has redefined innovation with the world’s most advanced memory and semiconductor technologies. We’re an international team of visionaries and scientists, developing groundbreaking technologies that are transforming how the world uses information to enrich life.

Our team vision is a continuing desire to develop your skills working in an inclusive diverse environment of multicultural Teams across worldwide geographies! Enabling the creative career path you deserve with a collaborative environment, and groundbreaking technology while rapidly growing your abilities.

This is a hybrid role in our Boise, ID offices .

What’s Encouraged Daily

As part of the DTCO team you will be responsible for ensuring that transistor and interconnect models meet product level power-performance-area-cost (PPAC) requirements.

You will be working closely with modeling teams, process integration teams and design teams in establishing the power-performance requirements; guiding performance improvement and power reduction from a technology perspective; and capturing the salient features into the models.

You will develop and maintain metrics addressing product level PPAC and you will benchmark these metrics for each new PDK release.

In addition, you may be responsible for design of test structures addressing PPAC and for implementing new DTCO projects.

How to Qualify

B.S., M.S., or PhD in Electrical Engineering or related fields

If you possess a B.S. degree, you should have at least 5 years of work experience in the semiconductor industry, in a Design-Technology Co-Optimization role preferable.

Excellent knowledge of semiconductor device physics, compact modeling, design rules, logic and analog circuit analysis

The ideal candidate will have a good understanding of semiconductor technology, semiconductor device physics, compact modeling and basic circuit design skills.

Excellent collaboration and interpersonal skills are a must.

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits .

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

To learn more about Micron, please visit micron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at [email protected] or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Principal Design Technology Co-Optimization (DTCO) Engineer jobs in Folsom, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.