ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.
Intel GmbH
, AZ, United States
Job Description At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure that design-kits for customer enablement are lead cutting edge technologies. In addition, you will work with our customers to outline and collaborat
Job Source: Intel GmbHIntel
Phoenix, AZ, United States
Job Details: Job Description: At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure design-kit leadership for customer enablement on cutting edge technologies. You will work with customers to outline critical require
Job Source: IntelMastech Digital
Phoenix, AZ, United States
Job Description Job Description Mastech Digital provides digital and mainstream technology staff as well as Digital Transformation Services for all American Corporations. We are currently seeking a Physical Design Engineer for our client in the IT-Services domain. We value our professionals, providing comprehensive benefits and the opportun
Job Source: Mastech DigitalMastech Digital, Inc.
Phoenix, AZ, United States
Mastech Digital provides digital and mainstream technology staff as well as Digital Transformation Services for all American Corporations. We are currently seeking a Physical Design Engineer for our client in the IT-Services domain. We value our professionals, providing comprehensive benefits and the opportunity for growth. This is a Contract
Job Source: Mastech Digital, Inc.Intel
Phoenix, AZ, United States
Job Details: Job Description: Do Something Wonderful! The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected dev
Job Source: IntelIntel
Phoenix, AZ, United States
Job Details: Job Description: Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at
Job Source: IntelIntel Corporation
Phoenix, AZ, United States
Physical Design Integration Engineer page is loaded Physical Design Integration Engineer Apply locations US, Arizona, Phoenix time type Full time posted on Posted 2 Days Ago job requisition id JR0257751 Job Details: Job Description: Do Something Wonderful! Intel put the Silicon in
Job Source: Intel CorporationIntel Corporation
, AZ, United States
GPU Physical Design Engineer page is loaded GPU Physical Design Engineer Apply locations US, California, Folsom US, California, Santa Clara US, Texas, Austin US, Arizona, Phoenix time type Full time posted on Posted 3 Days Ago job requisition id JR0259600 Job Details: Job Description: J
Job Source: Intel Corporation, AZ, United States
Job Description At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure that design-kits for customer enablement are lead cutting edge technologies. In addition, you will work with our customers to outline and collaborate on requirements with internal partners to define the scope, execution planning, and competitive solutions to meet the customer's needs.
This position's supporting role will drive solutions for ASIC tools/flows when customers use intel PDK collaterals in Physical design domain. You will also lead the collaboration across our TD/DE/QnR organizations to find the best path to resolve the issue, along with owning/maintaining training documents, user guide, and customer ticket support.
As a DEAS (Design Enablement Application and Support) key member, you will use your communication skills to interact with customers directly while applying analytical problem-solving capability to identify the key requests, root-causing the issue, and teamwork with DE stakeholders to support and enable the customer's success.
#DesignEnablement
Qualifications You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.
Minimum Qualifications:
Candidate must possess a BS degree with 6+ years of experience or MS degree with 4 + years of experience or PhD degree with 2+ years of experience in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering or a related STEM field.
5 + years of experience in t wo or more of the following areas:
- ASIC flow knowledge of using either of Synopsys Fusion Compiler or Cadence Innovus.
- End-to-end digital flows and methodologies
- EDA tools flows and methodologies for SoC Design, IP Library Development, and interacting with internal tool developers and external EDA vendors.
- Silicon process technology development and related process design kits (PDKs)
- Intel and/or external foundry process technology knowledge in advance nodes
Preferred Qualifications:
- Proven leadership skills
- Influencing and communication skills.
- Ability to understand the technology challenges, and process changes that impact the Physical Design, Physical Verification and other PDK components.
Inside this Business Group As the world's largest chip manufacturer, Intel strives to make every facet of semiconductor manufacturing state-of-the-art -- from semiconductor process development and manufacturing, through yield improvement to packaging, final test and optimization, and world class Supply Chain and facilities support. Employees in theTechnology Development and Manufacturing Groupare part of a worldwide network of design, development, manufacturing, and assembly/test facilities, all focused on utilizing the power of Moore’s Law to bring smart, connected devices to every person on Earth. Other Locations US, AZ, Phoenix; US, CA, Santa Clara Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.
Annual Salary Range for jobs which could be performed in US, California: $144,501.00-$217,311.00
*Salary range dependent on a number of factors including location and experience Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.
#J-18808-Ljbffr
Physical Design Applications Engineer (Design Enablement) jobs in , AZ, United States
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.