Create Email Alert

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Marvell Semiconductor, Inc.

    Senior Staff Design Verification Engineer

    Austin, TX, United States

    About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire i

    Job Source: Marvell Semiconductor, Inc.
  • Marvell Technology, Inc.

    Senior Staff Design Verification Engineer

    Austin, TX, United States

    About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire

    Job Source: Marvell Technology, Inc.
  • Synopsys, Inc.

    Design Verification Senior Staff Engineer

    Austin, TX, United States

    Our Silicon Lifecycle Management (SLM) business is all about building next-generation intelligent in-chip sensors, hardware/software capabilities and analytics to integrate into technology products to manage and improve each semiconductor lifecycle stage. We offer the world’s first full hardware IP, test, and end-to-end analytics to help customers

    Job Source: Synopsys, Inc.
  • MIPS Technologies

    Senior Staff Design Verification Engineer

    Austin, TX, United States

    • Ending Soon

    We are seeking an experienced Senior Staff Verification Engineer. This position involves extensive hands-on experience with CPU verification using industry-standard functional verification methodologies, formal verification and constrained random generators, and reference model-based checkers. The candidate must be able to take critical decisions a

    Job Source: MIPS Technologies
  • Synopsys

    Design Verification Senior Staff Engineer

    Austin, TX, United States

    Job Description and Requirements Our Silicon Lifecycle Management (SLM) business is all about building next-generation intelligent in-chip sensors, hardware/software capabilities and analytics to integrate into technology products to manage and improve each semiconductor lifecycle stage. We offer the world's first full hardware IP, test, and end-t

    Job Source: Synopsys
  • Fabric of Truth, Inc

    Staff Digital Design CPU Verification Engineer

    Austin, TX, United States

    • Ending Soon

    Fabric believes hardware determines the boundaries of humanity's collective creativity and imagination. We are building hardware for the next generation of cryptography because we believe in creating a more trustworthy world with secure, private computation at its core. Just as encryption and decryption enabled the Internet as we know it, this new

    Job Source: Fabric of Truth, Inc
  • Cirrus Logic, Inc.

    Staff Design Verification Engineer (SG-169)

    Austin, TX, United States

    • Ending Soon

    Equal Opportunity Employer/Veterans/Disabled Cirrus Logic is an Equal Opportunity/Affirmative Action Employer. We strive to select the best qualified applicant for any opening and to reward employees based on their skills, experience and performance. We do not discriminate on the basis of race, color, national origin, pregnancy status, marital stat

    Job Source: Cirrus Logic, Inc.
  • Intel Corporation

    Design Verification Engineer

    Austin, TX, United States

    Design Verification Engineer page is loaded Design Verification Engineer Apply locations US, Texas, Austin time type Full time posted on Posted 2 Days Ago job requisition id JR0257198 Job Details: Job Description:  Do Something Wonderful! Intel put the Silicon in Silicon Valley. No one else

    Job Source: Intel Corporation

Staff Design Verification Engineer

Austin, TX, United States

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Infrastructure Processor Business Unit, a part of Networking and Processor Business Group, encompasses OCTEON and the award-winning OCTEON Fusion-M product families. The SoC family of multi-core CPU processors and Radio Access SoCs offer best-in-class performance, low power, rich software ecosystem, virtualization features, and open source application support with highly optimized custom ARM CPU cores providing an excellent solution for a highly flexible end-to-end optimized 5G platform.

As part of the Infrastructure Processor unit at Marvell, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use cutting-edge technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers' specifications whether they're a major telecom organization or automotive company, etc. What You Can Expect

In this role you will:

Verifying complex SoCs through simulation of register-transfer level (RTL) and gate level designs using industry standard tools and processes

Collaborate closely with design and other verification engineers to develop and implement verification test plans and drive verification methodology work

Develop constrained-random verification test environment using Verilog/System Verilog, UVM and C programming, including testbenches, checkers, monitors, drivers and and other testbench components

Use problem solving skills to debug failing simulations and create test vectors and testing scenarios to exhaustively exercise a design

Drive and analyze test coverage metrics

Utilizes technical leadership abilities and sound communication skills to drive and manage verification project deliverables

What We're Looking For

Bachelor's degree in Computer Science, Electrical Engineering or related fields and 3-5 years of related professional experience Or Master's degree and/or PhD in Computer Science, Electrical Engineering or related fields with

Knowledge of advance digital design, CPU design and computer architecture

Must have experience with industry standard simulators such as Cadence Incisive, Synopsys VCS or Questasim

Advance knowledge of behavioral coding in verilog and SystemVerilog

Experience in standard verification methodology flows, including developing test plans, building testbenches and generating test cases

Experience with ARM microprocessor and AMBA bus architectures

Experience with industry standard interfaces such ethernet and PCIe

Experience developing and analyzing coverage metrics

Great problem solving and critical thinking skills

Good written and verbal communication skills

Self-starter, goal oriented and a team player

Preferred Qualifications

Experience with constrained-random verification test environments using Verilog/SystemVerilog and UVM

Experience using Cadence, Synopsys or Mentor VIP

Experience programming in C or C++ and in scripting using Python, PERL or Bash

Experience in performance verification

Experience using formal verification tools and processes

Experience in gate-level verification

#LI-TM1

Expected Base Pay Range (USD)

101,900 - 150,850, $ per annum The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in a Marvell office. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Staff Design Verification Engineer jobs in Austin, TX, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.