Start Your Search Here

push notification bell

Would you like to receive notifications about Engineering jobs in Beaverton?

push notification bell

You have blocked notifications

Oops! You have blocked notifications. Click here for more info

You have blocked notifications, please check your browser settings.

push notification bell

You're currently subscribed to job notifications

Want to change your notifications for job alerts?

push notification bell

Subscribe to notifications

You will no longer receive notifications

Job Search

Apple Inc.

Beaverton / Global

CPU Design Timing Engineer

  • $130.000 - $160.000

Job Summary

Salary Range:
$130.000 - $160.000
Apply Now

Job Description

In this role, you will be responsible for all aspects of timing including working with the implementation and RTL teams on timing changes, helping with construction/modify timing flows, timing analysis, and timing closure.

Description

As the CPU Design Timing Engineer, you will be responsible for the timing closure of the project. Responsibilities include but are not limited to:

Working with the CAD team to develop the timing flow that will be used on the project, including scripting to improve analysis flows and engineer efficiency.

Work extensively with CPU micro-architects and Implementation engineers to drive timing closure for the CPU.

Minimum Qualifications

Minimum BS and 10+ years of relevant experience

Experience with a static timing analysis tool such as PrimeTime® or Tempus®

Experience with timing analysis with multiple clock and power domains, noise analysis, and fixing noise in designs

Experience with variation modeling

Experience with TCL and either Perl or Python

Experience with SDC command usage including clock definitions, timing exceptions, and IO constraints

Preferred Qualifications

Prior experience performing timing analysis in high speed digital designs such as CPUs or other similar designs

Understanding of physical design tools and methodology including logic synthesis, PnR, parasitic extraction, logic equivalence

Understanding of deep sub-micron technologies and scaling trends

Working knowledge of CPU microarchitecture including common fundamental timing paths

Working knowledge of clock-domain crossing and reset-domain crossing

Experience with RTL modeling and assertion based verification is a plus

Possess data parsing, analysis and representation/plotting skills

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

#J-18808-Ljbffr

Apply Now

Similar Opportunities

View all jobs

Get Job Alerts

Don't miss the perfect fit. Get Daily curated job alerts.

Job Title or Keyword(s)
Location