Start Your Search Here

push notification bell

Would you like to receive notifications about 23 jobs in Portland?

push notification bell

You have blocked notifications

Oops! You have blocked notifications. Click here for more info

You have blocked notifications, please check your browser settings.

push notification bell

You're currently subscribed to job notifications

Want to change your notifications for job alerts?

push notification bell

Subscribe to notifications

You will no longer receive notifications

Job Search

CyberCoders

Portland / Global

Sr. RTL Design Engineer - CPU

Job Description

Job Title: Sr. RTL Design Engineer - CPUJob Location: REMOTE (presences in the Bay Area and Austin, TX)Compensation: $150K - $260K base, depending on experience, plus equity!Requirements: RTL Design, Logic Design, CPU, RISC-V, Microarchitecture, Coherent Caching SystemsWe are seeking a highly skilled and experienced Sr. RTL Design Engineer specializing in CPU design to join our dynamic engineering team. The ideal candidate will be responsible for the architecture, design, and implementation of complex CPU subsystems, contributing to the development of high-performance processing units.Key ResponsibilitiesDesign and implement RTL for CPU architectures and subsystems.Collaborate with microarchitecture teams to develop efficient and scalable solutions.Conduct logic design and verification for various CPU components.Optimize design for performance, power, and area (PPA) metrics.Engage in the development of core IP and coherent caching mechanisms.Work on memory subsystem design to ensure optimal data flow and storage efficiency.Participate in design reviews and provide constructive feedback to peers.Support integration and validation of CPU designs with software teams.QualificationsBachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.5+ years of experience in RTL design, specifically in CPU design and logic design.Strong knowledge of microarchitecture principles and RISC-V architectures.Proficient in RTL design using Verilog or similar hardware description languages.Experience with core IP development and coherent caching techniques.Familiarity with memory subsystem design and performance optimization techniques.Excellent problem-solving skills and ability to work collaboratively in a team environment.Experience with PTO/Vacation Days (optional).Flexible working arrangements (optional).Seniority level: Not ApplicableEmployment type: Full-timeJob function: Information TechnologyIndustries: Staffing and RecruitingJ-18808-Ljbffr

Apply Now

Similar Opportunities

View all jobs

Get Job Alerts

Don't miss the perfect fit. Get Daily curated job alerts.

Job Title or Keyword(s)
Location