Create Email Alert

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Apple Inc.

    Physical Design Engineer

    Beaverton, OR, United States

    At Apple we work every single day to craft products that enrich people’s lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportu

    Job Source: Apple Inc.
  • Intel

    SOC Design Engineer - Physical Design and Integration

    Hillsboro, OR, United States

    Job Details: Job Description: Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distributio

    Job Source: Intel
  • Intel GmbH

    SOC Design Engineer - Physical Design and Integration

    Hillsboro, OR, United States

    Job Description Performs physical design implementation of custom IP and SoC designs from RTL to GDS to create a design database that is ready for manufacturing. Conducts all aspects of the physical design flow including synthesis, place and route, clock tree synthesis, floor planning, static timing analysis, power/clock distribution, reliability,

    Job Source: Intel GmbH
  • Intel

    Physical Design Applications Engineer (Design Enablement)_

    Hillsboro

    • Ending Soon

    **Job Description** At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure that design-kits for customer enablement are lead cutting edge technologies. In addition, you will work with our customers to outline and collabo

    Job Source: Intel
  • Intel

    Physical Design Applications Engineer (Design Enablement)

    Hillsboro, OR, United States

    Job Details: Job Description: At Intel, Design Enablement (DE) is one of the key pillars enabling Intel to deliver winning products in the marketplace. You will directly drive and work with DE cross teams to ensure that design-kits for customer enablement are lead cutting edge technologies. In addition, you will work with our customers to outlin

    Job Source: Intel
  • Intel Corporation

    SOC Design Engineer - Physical Design and Integration

    Hillsboro, OR, United States

    SOC Design Engineer - Physical Design and Integration page is loaded SOC Design Engineer - Physical Design and Integration Apply locations US, Oregon, Hillsboro time type Full time posted on Posted 4 Days Ago job requisition id JR0263102 Job Details: Job Description:  Performs physical design implementation o

    Job Source: Intel Corporation
  • Workday

    SOC Design Engineer - Physical design and Integration

    Hillsboro, OR, United States

    • Ending Soon

    Job Details: Job Description: Come join Intel's Client Engineering Group, responsible for designing Client SOCs that make up more than half of Intel's annual revenue. We envision the future of computing and design for the next generation of laptop and desktop computers. We are looking for an SoC (System on Chip) Physical Design Engineer, ready

    Job Source: Workday
  • Workday

    Physical Design Integration Engineer

    Hillsboro, OR, United States

    • Ending Soon

    Job Details: Job Description: We are looking for an SoC Design Engineer to work on Test Chip Lead Vehicles, which are primarily used by our Design Enablement (DE) and Logic Technology Development (LTD) team for Intel's next generation technology development and high-volume certifications. This role primarily focuses on the physical design doma

    Job Source: Workday

Physical Design Engineer

Beaverton, OR, United States

Summary

Posted: Oct 19, 2023

Weekly Hours: 40

Role Number: 200448179

At Apple we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a forward-thinking and unusually hardworking Physical Design Engineer. As a member of our wide-ranging group, you will have the rare and great opportunity to craft upcoming products that will delight and encourage millions of Apple's customers every single day. In this role, we will be at the center of a PHY design effort working with architecture, CAD, timing and logic design teams, with a critical impact on delivering outstanding PHY designs. You will be required to do physical designs of outstanding PHY design.

Key Qualifications

- The ideal candidate will have deep design experience in high PHY and/or SOC designs

- Deep Knowledge about industry standards and practices in Physical Design, including Physically aware synthesis, Floor-planning, and Place & Route

- Experience in developing and implementing Power-grid and Clock specifications

- Strong understanding of all aspects of Physical construction, Integration and Physical Verification

- Shown Knowledge of Basic SoC Architecture and HDL languages like Verilog to be able with logic design team for timing fixes Power user of industry standard Physical Design & Synthesis tools

- Deep Understanding of scripting languages such as Perl/Tcl, solid understanding of Extraction and STA methodology and tools

- Deep Understanding of Physical Design Verification methodology to debug LVS/DRC issues at chip/block level

Description

As a Physical Design engineer you will contribute to all phases of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Generate block/chip level static timing constraints. Build full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock network guidelines. Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run Physical Design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Participate in establishing CAD and physical design methodologies for correct by construction designs. Assist in flow development for chip integration.

Education & Experience

Bachelors of Science in Electrical Engineering and 3+ years experience preferred.

Additional Requirements

Additional Requirements

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Physical Design Engineer jobs in Beaverton, OR, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.