Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Apple, Inc.

    ASIC Design and Integration Engineer - Pixel IP

    Cupertino, CA, United States

    Summary Posted: Jun 24, 2024 Role Number: 200542338 Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you'll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle th

    Job Source: Apple, Inc.
  • Microchip

    Principal Engineer-ASIC Design (Integration)

    San Jose, California

    Job Description Job Description As a member of Microchip’s engineering community, your primary responsibility will be to the design, integration, and verification support of the Full Chip Architecture and Full Chip Control/Data busses for an advanced ASIC or FPGA. Microchip’s designs are an SOC with various Hard and Soft IP blocks that support ma

    Job Source: Microchip
  • USA Tech Recruitment

    Senior ASIC Design Engineer - AI Inference

    San Jose, CA, United States

    Senior ASIC Design Engineer - AI Inference Are you interested in joining one of the fastest growing GenAI start ups in the world? The company have recently secured a huge amount of funding and are looking to expand their HW teams in the USA. This role would allow working from their offices in San Jose. Position: Senior ASIC Design Engineer Role

    Job Source: USA Tech Recruitment
  • Synopsys

    Senior Applications Engineer (ASIC / UCIe IP Design)

    Mountain View, CA, United States

    Job Description and Requirements At Synopsys, we're at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we're powering it all with the world's most advanced technologies for chip

    Job Source: Synopsys
  • Synopsys, Inc.

    Senior Applications Engineer (ASIC / UCIe IP Design)

    Sunnyvale, CA, United States

    At Synopsys, we’re at the heart of the innovations that change the way we work and play. Self-driving cars. Artificial Intelligence. The cloud. 5G. The Internet of Things. These breakthroughs are ushering in the Era of Smart Everything. And we’re powering it all with the world’s most advanced technologies for chip design and software security. If y

    Job Source: Synopsys, Inc.
  • Fortinet

    ASIC Design Engineer

    Sunnyvale, CA, United States

    Principal ASIC Design Engineer Overview Fortinet is looking for a passionate ASIC Designer to join our R&D team! This role involves working on cutting edge high performance ASIC design from specification to RTL implementation. The new member of our team will have direct involvement in designing complex and innovative technologies. This position off

    Job Source: Fortinet
  • Minster Bank

    Senior ASIC Design Engineer USA Tech Recruitment

    San Jose, CA, United States

    • Ending Soon

    Are you an ASIC Design Engineer that is on the market for a new opportunity at a highly funded and expanding startup, working on cutting edge projects at the forefront of autonomous driving and AI as a whole? At European Recruitment we are working alongside a widely successful Bosch, Continental and BMW backed startup with locations in the US and

    Job Source: Minster Bank
  • SQL Pager LLC

    ASIC Design Engineer

    San Jose, CA, United States

    Responsibilities: IP and/or chip level micro-architectures, implementation, and validation Develop algorithmic computation engines, NAND memory controller, and so on Write up micro-architecture and design document and be able to present to customers Develop RTL, perform synthesis, lint and CDC check Working with customers to trouble shooting, debug

    Job Source: SQL Pager LLC

ASIC Design and Integration Engineer - Pixel IP

Cupertino, CA, United States

ASIC Design and Integration Engineer - Pixel IP To view your favorites, sign in with your Apple ID.

Do you love creating elegant solutions to highly complex challenges? As part of our Hardware Technologies group, you’ll help design our next-generation, high-performance, power-efficient system-on-chips (SoCs). You will ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions! Joining this group means you’ll be responsible for crafting and building the technology that fuels Apple’s devices. Together, we will enable our customers to do all the things they love with their devices! In this highly transparent role, you will be at the center of the Pixel IP design effort to gather and display beautiful images and video. You will collaborate with all fields, making a critical impact getting functional products to millions of customers quickly.

Description

As an ASIC Design Engineer in the Pixel IP design team, you will work closely with many multi-functional teams (chip integration, physical design, power, logic design, and verification) to build commitment and low power pixel processing engines. Your expertise in integrating large systems-on-a-chip, low-power design techniques, and front-end implementation will enable the team to deliver dedication and low power pixel processing engines on time. In this front-end design role, your tasks will include:- Integrate large pixel-processing subsystems using SystemVerilog, connecting to high-performance on-chip networks using virtual memory addressing, adding Design-For-Test (DFT) logic, and managing clocks, resets, and power domains.- Performing front-end implementation, including logic synthesis, clock & reset domain-crossing checks, static timing analysis, power analysis, logic equivalence checking.- Working with Physical Design teams for physical floor planning and timing closure.- Collaborating with multi-functional teams to explore solutions that improve performance while minimizing power and area.- Working closely with design verification and formal verification teams to debug and verify functionality and performance.

Minimum Qualifications

Key Qualifications

Experience in IP/SoC front-end ASIC RTL digital logic design using Verilog and System Verilog.

Industry exposure to and knowledge of ASIC/FPGA design methodology, especially logic synthesis, static timing analysis, logic equivalence checking, and working with physical design teams for floorplanning and timing closure.

Experience with system design methodologies that contain multiple clock domains.

Experience in low-power design issues, tools, and methodologies including UPF power intent specification effective.

Familiarity with common on-chip bus protocols such as AMBA (AXI, AHB, APB).

Industry exposure to and knowledge of ASIC/FPGA design methodology including familiarity with relevant scripting languages (Python, Perl, TCL).

Good collaboration skills with strong written and verbal communication skills.

Experience working multi-functionally with integration, design, and verification teams to specify, design, and debug digital systems

Preferred Qualifications Education & Experience

Bachelor's Degree + 10 Years of Experience

Additional Requirements

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $170,700 and $300,200, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

To view your favorites, sign in with your Apple ID.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for ASIC Design and Integration Engineer - Pixel IP jobs in Cupertino, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.