Email Alert for
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.
MatX
Mountain View, CA, United States
This startup in Mountain View, CA is on a mission to become THE computing platform for GenAI. Founded by highly respected engineers that were instrumental in Google’s AI capabilities. They are building hardware by combining deep domain experience for large language models, graphics processing units and other machine-learning models, enabling develo
Job Source: MatXApple Inc.
Sunnyvale, CA, United States
We’re a unique team of innovative, diverse individuals who have come together from multiple backgrounds to create advanced Cellular Architectures. The people who work here are generalists in nature, and together we complement each other. It is the passion of exploring uncharted territory that makes us thrive.Our team is seeking a highly motivated a
Job Source: Apple Inc.Apple, Inc.
Sunnyvale, CA, United States
Summary Posted: Mar 22, 2024 Role Number: 200543754 We're a unique team of innovative, diverse individuals who have come together from multiple backgrounds to create advanced Cellular Architectures. The people who work here are generalists in nature, and together we complement each other. It is the passion of exploring uncharted territory that m
Job Source: Apple, Inc.Meta
Sunnyvale, CA, United States
Meta is seeking a SoC Architect to join its silicon team within the Infrastructure organization which is responsible for designing and operating all of Meta's Data Centers. These Data Centers are the foundation upon which our rapidly scaling business operates, and upon which all of our services such as Facebook, Instagram, Messenger, WhatsApp etc.
Job Source: MetaUnderstanding Recruitment Inc
San Jose, CA, United States
Acceler8 Talent is partnered with a post Series A start-up company that is the leading provider of PCIe & CXL switches. They have created the worlds first and only hybrid switch with a 250 lane count. They have recently partnered with a Global leading company to reconfigure the future of AI cloud computing. This company is actively looking for a st
Job Source: Understanding Recruitment IncIndus Valley
San Jose, CA, United States
Req No: SO#100000886801 Title: SOC Lead Location: Pleasanton, CA (Preferred) - But the role can be remote (anywhere in US, 10% travel; 1-2 times to CA, as needed) Duration: Contract to hire/Full time Interview: MS teams Job Description: MDR (SOC ) & Operations lead Guiding and motivating MDR (SOC) offshore team to maintain a strong and effe
Job Source: Indus ValleyIndus Valley
San Jose, CA, United States
Req No: SO#100000886801Title: SOC LeadLocation: Pleasanton, CA (Preferred) - But the role can be remote (anywhere in US, 10% travel; 1-2 times to CA, as needed)Duration: Contract to hire/Full timeInterview: MS teams Job Description: MDR (SOC ) & Operations lead Guiding and motivating MDR (SOC) offshore team to maintain a strong and effective sec
Job Source: Indus ValleyApple Inc.
Sunnyvale, CA, United States
We’re a unique team of innovative, diverse individuals who have come together from multiple backgrounds to create advanced Cellular Architectures. The people who work here are generalists in nature, and together we complement each other. It is the passion of exploring uncharted territory that makes us thrive. Our team is seeking a highly motivated
Job Source: Apple Inc.Santa Clara, CA, United States
The SoC Architect will lead the architectural definition and development, including hardware and software, of the I/O subsystem for EnCharge AI's leading edge AI inference SoC. The I/O subsystem is expected to include PCIe interfaces with SR-IOV support for virtualization, DMA engines for high-speed data transfer between the host and the card, a memory subsystem consisting of multiple memory controllers and a RISC-V based multi-core CPU subsystem, in addition to standard interfaces for debug and testability such as I2C and JTAG. The RISC-V subsystem is used to orchestrate application execution on the AI compute subsystem in a virtualized environment, as well as data transfer in and out of the SoC.
The candidate is expected to drive the architecture and definition of the low-level hardware/software stack for the PCIe card. This includes comprehensive software definition, based on the expected useage modes of the firmware and device drivers, as well as hardware definition, to drive the architecture of the hardware engines, their interconnection and the overall execution of jobs and data transfer to/from the SoC. Experience with defining boot-up sequences, DFT and reset strategies, debug interfaces and silicon bring-up is also required.
The candidate will also be responsible for driving logic development, integration of custom and third-party IP, developing a verification plan, and liaising with IP vendors.
Role/Responsibilities:
Define and develop the spec, architecture, and micro-architecture of PCIe Gen 4/5, LPDDR 4/5, and RISC-V sub-system
Lead the development and integration of the various IP
Lead bring-up and testing of PCIe and memory sub-system in block and full-chip test environment
Manage relationship with IP vendors to procure controllers, PHYs, and other IP
Work closely with the architecture and software firmware team for device driver development and use it to drive the microarchitecture of the I/O subsystem
Work closely with the PD team to ensure timing closure and PPA goals are met
Qualifications/Required Skills:
BS/MS/Ph.D. in EE or CS with 10+ years of experience in chip design
Experience with tape out of large-scale SoCs
Must have experience in PCIe Gen 4/5, SR-IOV, FLR and familiarity with PCIe driver development
Must have experience with LPDDR 4/5 (and optionally HBM)
Must have experience with a processor based SoC development
Must have experience with chip bring-up
Must have knowledge of System Verilog and UVM based verification methodology desired
Knowledge of post silicon debug desired
Knowledge of design emulation desired
#J-18808-Ljbffr
Email Alert for Lead SoC Architect jobs in Santa Clara, CA, United States
ⓘ There was an unexpected error processing your request.
Please refresh the page and try again.
If the problem persists, please contact us with your issue.
You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.
Get ready to discover your next great opportunity.