Pre-Silicon Verification Engineer

Folsom, CA, United States

Job Description Do Something Wonderful!

Intel put the Silicon in Silicon Valley. No one else is this obsessed with engineering a brighter future. Every day, we create world changing technology that enriches the lives of every person on earth. So, if you have a big idea, let’s do something wonderful together. Join us, because at Intel, we are building a better tomorrow. Want to learn more? Visit our YouTube Channel or the links below!

· Life at Intel

· Diversity at Intel

Intel is shaping the future of technology to help create a better future for the entire world. Our work in pushing forward fields like AI, analytics, and cloud-to-edge technology is at the heart of countless innovations. With a career at Intel, you'll have the opportunity to use technology to power major breakthroughs and create enhancements that improve our everyday quality of life. Join us and help make the future more wonderful for everyone.

DEG/IMSG seeks an experienced pre-Si verification engineer for its PCIe and Accelerator IP development organization, a dynamic team with a history of outstanding execution and industry-leading accomplishments. We are looking for an enthusiastic individual with a strong background in all aspects of IP development and a proven capacity for understanding new technologies, to help deliver on our charter as Intel's center of innovation for IO and Accelerator technologies.

As a member of our team, you will play a lead role in all aspects of pre-Si verification, from test bench architecture and implementation, to test planning, execution and debug. You will work not only with other verification engineers but with designers, integration experts, architects, firmware engineers, and others to take projects from concept to PRQ, crossing boundaries between disciplines and organizations to help ensure Intel's success in the rapidly growing Cloud Computing and AI domains.

The Pre-Silicon Verification Engineer should possess the following attributes:

Excellent communication: Expected to drive clarity across partners, managers.

Excellent teamwork: We need everyone to help however and wherever they can.

Strong analytical and problem solving skills with the ability to independently draw conclusions.

Qualifications You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are considered a plus factor in identifying top candidates.

What we need to see (Minimum Qualifications):

Candidate must possess a Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 4+ years of industry work experience, or a Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field with 3+ years of industry work experience.

3+ years of experience in architecting and coding complex System Verilog/OVM test benches at the cluster IP level, at super-cluster multi-IP level, and/or full-chip level.

3+ years of experience and strong background in test planning at the cluster, super-cluster, and/or full-chip level with a proven track record of multiple successful product releases.

3+ years of experience in principles of software engineering, object-oriented programming, and in test bench design for re-use and integration into complex SoCs.

How to Stand out (Preferred Qualifications):

Master's degree

4+ years of experience working with and familiarity with PCIe and/or CXL

4+ years of experience and working knowledge of one or more of the following interfaces: IOSF, DDR4, GbE, USB3, USB-C, AMBA

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research.

Inside this Business Group In the Design Engineering Group (DEG), we take pride in developing the best-in-class SOCs, Cores, and IPs that power Intel’s products. From development, to integration, validation, and manufacturing readiness, our mission is to deliver leadership products through the pursuit of Moore’s Law and groundbreaking innovations. DEG is Intel’s engineering group, supplying silicon to business units as well as other engineering teams. As a critical provider of all Intel products, DEG leadership has a responsibility to ensure the delivery of these products in a cost efficient and effective manner. Other Locations US, AZ, Phoenix; US, CA, Folsom; US, CA, Santa Clara Posting Statement All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance. Benefits We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

Annual Salary Range for jobs which could be performed in US, California: $123,419.00-$185,123.00

*Salary range dependent on a number of factors including location and experience Working Model This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. In certain circumstances the work model may change to accommodate business needs.

#J-18808-Ljbffr