Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Arteris IP

    Cache Coherency Architect - SoC & NoC

    Campbell, CA, United States

    • Ending Soon

    Description Do you want to contribute to the backbone of some of the world's most popular SoCs? Arteris enables engineering and design teams at the world's most transformative brands to connect and integrate today's system-on-chips (SoCs) that fuel modern innovation. If you've held a smartphone, driven an electronic car, or powered up a smart TV

    Job Source: Arteris IP
  • NextDeavor

    Field Application Engineer - System on Chip

    Campbell, CA, United States

    • Ending Soon

    Description Field Application Engineer - System on Chip Full Time Role Campbell, CA or Austin, TX Benefits You'll Love: Medical, Dental, and Vision Life Insurance Disability 401k Matching Become a key player as a Field Application Engineer: As a Field Application Engineer in North America at our company, you will work in a team of solutio

    Job Source: NextDeavor
  • SQL Pager LLC

    Senior Technical Marketing Engineer

    San Jose, CA, United States

    • Ending Soon

    Client Overview Client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, client is targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for this industry and other real-time application and the current industry' state-o

    Job Source: SQL Pager LLC
  • Sql Pager LLC

    SoC (System on a Chip) Architect

    San Jose, CA, United States

    SoC Principal Architect Client Overview Client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for the industry and other real-time application and the curre

    Job Source: Sql Pager LLC
  • Sql Pager LLC

    SoC (System on a Chip) Architect

    San Jose, CA, United States

    • Ending Soon

    SoC Principal Architect Client Overview Client is building the first latency optimized SoC for their industry. Using its proven AI accelerator designs, we are targeting best in class latency with order of magnitude improvements for years to come. Low Latency has become the key enabler for the industry and other real-time application and the curre

    Job Source: Sql Pager LLC
  • Arteris

    Corporate Application Engineer

    Campbell, CA, United States

    Description Arteris enables engineering and design teams at the world's most transformative brands to connect and integrate today's system-on-chips (SoCs) that fuel modern innovation. If you've held a smartphone, driven an electronic car, or powered up a smart TV, you've come in contact with what we do at Arteris. Here, the future is quite litera

    Job Source: Arteris
  • Infinera Corporation

    Coherent Optical Systems Architect

    San Jose, CA, United States

    CA Pay Range (Annual): At Infinera, your base pay is one part of your total compensation package. Your actual base pay will depend on your skills, qualifications, experience, and location. This role may be eligible for equity grants, discretionary bonuses, or commission payments. The amount of these incentives is based on the terms of the Company'

    Job Source: Infinera Corporation
  • Infinera Corporation

    Coherent Optical Systems Architect

    San Jose, CA, United States

    Coherent Optical Systems Architect page is loaded Coherent Optical Systems Architect Apply locations CA, San Jose - Office time type Full time posted on Posted 30+ Days Ago job requisition id 2023271 CA Pay Range (Annual): - At Infinera, your base pay is one part of your total compensation pack

    Job Source: Infinera Corporation

SoC and NoC Coherency Architect

Campbell, CA, United States

Description

Cache Coherency Architect

Full-Time Role

Bay Area, CA or Austin, TX (hybrid)

Benefits You'll Love: Medical, Dental, and Vision

Life Insurance

Disability

401k Matching

Become a key player as a Cache Coherency Architect :

As a Cache Coherency Architect you will be an important contributor, defining and optimizing cache coherency solutions within our advanced IP portfolio. Your primary focus will be on developing cutting-edge cache coherent interconnect IP and ensuring seamless integration with other NoC interconnects, and system IP to support efficient and coherent communication between multiple processor and accelerator cores and functional units. You will collaborate closely with hardware designers, verification engineers, software developers, and other stakeholders to create high-performance, power-efficient, and reliable NoC IP solutions.

Here's how you'll make an impact on the team: Cache Coherency Architecture: Evaluate existing, industry standard, cache coherency protocols, maintain and improve our proprietary coherency protocol which is used within our highly configurable NoC IP

Develop comprehensive and scalable cache coherency architectures that align with the overall System-on-a-Chip (SoC) design

Analyze our customer's requirements for cache coherent system architectures, also considering partitioning large designs into chiplets using die-to-die and chip-to-chip architectures based on industry wide standards like CXL, UCIe and PCIe

Set performance goals (PPA) for the configurable IP

NoC Integration: Collaborate with SoC design teams to ensure seamless integration of cache coherency into the SoC architecture

Help to optimize Cache Coherency Architecture and uArchitecture within the NoC to minimize latency and improve BW

Performance and Power Optimization: Analyze performance bottlenecks and power consumption aspects, proposing and implementing innovative solutions to enhance overall efficiency

Collaborate with hardware and software teams to verify and optimize cache coherency mechanisms

Protocol Verification: Support the verification team to develop verification strategies to ensure the correctness and robustness of the cache coherency protocols and the implementation within our NoC IP

Support the emulation teams testing and debugging to validate cache coherency behaviors under various scenarios for functional correctness and performance

Cross-Functional Collaboration: Interact with the marketing and sales teams to collect customer input and understand market and product requirements

Collaborate with hardware design, software development, and system architecture teams to understand their needs and issues

Provide technical expertise and support to the FAE team to assist in the integration of our products within our customer's designs

Industry Research and Innovation: Stay up-to-date with the latest advancements and research in cache coherency and NoC technologies.

Evaluate emerging methodologies, standards, and industry trends, proposing their integration to enhance our NoC IP offerings.

Documentation and Communication: Prepare detailed technical documentation, including architecture specifications and design guidelines/white papers.

Effectively communicate complex technical concepts to both technical and non-technical stakeholders.

Here's what you'll need to be successful in this role: Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field.

Proven experience as a Cache Coherency Architect, Design Engineer, or similar role with a focus on NoC IP development.

In-depth knowledge of SoC and NoC architecture, cache coherency protocols, and memory hierarchy.

Strong understanding of cache hierarchies and their interaction with NoC interconnects.

Experience in cache coherency verification and validation techniques.

Familiarity with hardware description languages (HDLs) and SoC design tools.

Strong analytical and problem-solving skills with a strategic mindset.

Excellent communication and collaboration abilities to work effectively with diverse teams and stakeholders.

Familiarity with hardware description languages (HDLs) and design tools used in NoC IP development or prior experience in designing coherent systems is highly advantageous.

Pay Range:

$175,000 to $235,000 annually

Ready to make your mark? Take the leap and apply directly here: https://j.brt.mv/jb.do?reqGK=27716385&refresh=true - your application is in good hands.

Pay Range

$175,000.00 Annually to $235,000.00 Annually

Apply

Create Email Alert

Create Email Alert

Email Alert for SoC and NoC Coherency Architect jobs in Campbell, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.