Create Email Alert

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Apple

    Digital Design Methodology Engineer

    Cupertino, CA, United States

    • Ending Soon

    Digital Design Methodology Engineer Cupertino,California,United States Hardware Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, youll help design and manufacture our next-generation, high-performance, power-efficient processor

    Job Source: Apple
  • Apple Inc.

    Digital Design Methodology Engineer

    Cupertino, CA, United States

    • Ending Soon

    Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you’ll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You’ll ensure Apple products and services can seamlessly a

    Job Source: Apple Inc.
  • Advanced Micro Devices

    Design Methodology Engineer

    Santa Clara, CA, United States

    • Ending Soon

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpi

    Job Source: Advanced Micro Devices
  • NVIDIA Corporation

    CPU Design Methodology Engineer

    Santa Clara, CA, United States

    • Ending Soon

    CPU Design Methodology Engineer page is loaded CPU Design Methodology Engineer Apply locations US, OR, Hillsboro US, TX, Austin US, CA, Santa Clara time type Full time posted on Posted 7 Days Ago job requisition id JR1976410 We are now looking for a CPU Design Methodology Engineer: The complexity of chip deve

    Job Source: NVIDIA Corporation
  • NVIDIA Corporation

    Senior Physical Design Methodology Engineer

    Santa Clara, CA, United States

    Senior Physical Design Methodology Engineer page is loaded Senior Physical Design Methodology Engineer Apply locations US, CA, Santa Clara time type Full time posted on Posted 2 Days Ago job requisition id JR1967201 Do you have a passion for computer gaming, virtual reality, computer vision, and artificial intel

    Job Source: NVIDIA Corporation
  • Google Inc.

    Physical Design Flow and Methodology Engineer

    Sunnyvale, CA, United States

    • Ending Soon

    Physical Design Flow and Methodology Engineer corporate_fare Google place Sunnyvale, CA, USA Apply Bachelor's degree in Electrical Engineering or equivalent practical experience. 10 years of experience with EDA tool workflows in semiconductor environments. Experience developing and supporting ASIC physical design flows and methodologies i

    Job Source: Google Inc.
  • Apple, Inc.

    Physical Design Methodology CAD Engineer

    Sunnyvale, CA, United States

    • Ending Soon

    Summary Posted: Mar 7, 2024 Role Number: 200541297 Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'

    Job Source: Apple, Inc.
  • Aeva, Inc.

    Senior Design Verification Methodology Engineer

    Mountain View, CA, United States

    About us: Aeva’s mission is to bring the next wave of perception to a broad range of applications from automated driving to industrial robotics, consumer electronics, consumer health, security, and beyond. Aeva is transforming autonomy with its groundbreaking sensing and perception technology that integrates all key LiDAR components onto a silico

    Job Source: Aeva, Inc.

Digital Design Methodology Engineer

Cupertino, CA, United States

Summary

Posted: Mar 1, 2024

Role Number: 200539581

Do you love creating elegant solutions to highly complex challenges? Do you intrinsically see the importance in every detail? As part of our Silicon Technologies group, you'll help design and manufacture our next-generation, high-performance, power-efficient processor, system-on-chip (SoC). You'll ensure Apple products and services can seamlessly and efficiently handle the tasks that make them beloved by millions. Joining this group means you'll be responsible for crafting and building the technology that fuels Apple's devices. Together, you and your team will enable our customers to do all the things they love with their devices. Imagine what you could do here. At Apple, new ideas have a way of becoming extraordinary products, services, and customer experiences. Bring passion and dedication to your job and there's no telling what you could accomplish. The people who work here have reinvented entire industries with Apple Hardware products. Join us to help deliver the next groundbreaking Apple products. Dynamic, smart people and inspiring, innovative technologies are the norm here. Will you join us in crafting solutions that do not yet exist? As a member of Mixed-Signal design team, you will create and support innovative design methodology and customize and automate flows for advanced Mixed-Signal IP designs. The design flows are used by multiple different IPs of multiple projects at multiple sites. Strong knowledge of Synthesis, P&R, Power, Timing, Simulation flows, EDA tools, UPF, algorithm, scripting (TCL/Perl/ Python) and Makefiles is a requirement. You will collaborate with RTL, PD and timing design teams, CAD team, and EDA vendors. Good interpersonal skill is critical. Excellent verbal and written communication is required.

Key Qualifications

Typically requires 4+ years experience in Synthesis, PNR and Power/Timing flows development.

Understanding and exposure to Low Power Design analysis flows.

Understand various aspects of partition level Synthesis and PNR including Power/Timing optimization, CTS, routing and UPF.

Understand hierarchical Synthesis and P&R issues is a key (UPF, power-distribution, multi-voltage design).

Strong TCL/Perl/Python/Makefile scripting knowledge. Proven track record of managing, and regressing Synthesis, P&R and Power/timing flows.

We are looking for a self-motivated, dedicated problem solver. Strong interpersonal/communication skills are a requirement.

Description

As a team member of the Methodology Design team, you will be involved with all aspects of physical design of high performance PHY design from RTL to delivery of our final GDSII. Your responsibilities include but are not limited to: Provide innovative solutions to customize and improve quality and efficiency of mixed-signal design. Work with RTL and physical design teams to implement and customize design flows that are optimal for different IPs. Provide documentation, training and new- user-support. Responsible for diagnosis, resolution, regression of reported problems. Generate block/ chip level static timing constraints. Create full chip floor-plan including pin placement, partitions and power grid. Develop and validate high performance low power clock net work guidelines. Perform block level place and route and close the design to meet timing, area and power constraints. Generate and Implement ECOs to fix timing, noise and EM IR violations. Run physical design verification flow at chip/block level and provide guidelines to fix LVS/DRC violations to other designers. Participate in establishing design methodologies for correct by construction designs. Assist in flow development for chip integration.

Education & Experience

BS degree in technical discipline with minimum 3 years of relevant experience. Apple is an Equal Opportunity Employer that is committed to inclusion and diversity. We also take affirmative action to offer employment and advancement opportunities to all applicants, including minorities, women, protected veterans, and individuals with disabilities. Apple will not discriminate or retaliate against applicants who inquire about, disclose, or discuss their compensation or that of other applicants.

Additional Requirements

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $138,900.00 and $256,500.00, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We take affirmative action to ensure equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics.

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Digital Design Methodology Engineer jobs in Cupertino, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.