Create Email Alert

Email Alert for

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.

Similar Jobs

  • Marvell Technology

    Principal Design Verification Engineer

    Santa Clara, CA, United States

    About Marvell Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities. At Marvell, you can affect the arc of individual lives, lift the trajectory of entire

    Job Source: Marvell Technology
  • Micron Technology

    Principal ASIC Design Verification Engineer

    San Jose, CA, United States

    • Ending Soon

    Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Responsible for HOST interface (NVMe) test-ben

    Job Source: Micron Technology
  • Microsoft Corporation

    Principal Design Verification Engineer_

    Mountain View

    Microsoft is a highly innovative company that collaborates across disciplines to produce cutting edge technology that changes our world. Microsoft’s Silicon team builds custom silicon for a diverse set of systems ranging from innovative consumer products like Xbox to high-performance Azure cloud servers, clients, and augmented reality. We are looki

    Job Source: Microsoft Corporation
  • Microsoft Corporation

    Principal Design Verification Engineer_

    Mountain View

    The Artificial Intelligence Silicon Engineering team is seeking passionate, driven, and intellectually curious computer/electrical engineers to deliver premium-quality designs once considered impossible. We are responsible for delivering cutting-edge AI designs that can perform complex and high-performance functions in an extremely efficient manner

    Job Source: Microsoft Corporation
  • Apple, Inc.

    Design Verification Engineer

    Cupertino, CA, United States

    • Ending Soon

    Summary Posted: Jan 13, 2023 Role Number: 200451263 At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet? Do you like changing the game? We have an opportunity for a visionary and unusually talented Design Verification Engineer. As a member of our dynamic gr

    Job Source: Apple, Inc.
  • Acceler8 Talent

    Design Verification Engineer

    San Jose, CA, United States

    • Ending Soon

    Design Verification Engineer – San Jose, CA Acceler8 Talent is currently seeking a skilled Design Verification Engineer to join one of the world's leader in AI innovation, that specializes in the design of high-performance, low-power AI inference solutions. You'll play a key role by ensuring their perception software sees the road correctly, coll

    Job Source: Acceler8 Talent
  • Advanced Micro Devices

    Design Verification Engineer

    San Jose, CA, United States

    WHAT YOU DO AT AMD CHANGES EVERYTHING We care deeply about transforming lives with AMD technology to enrich our industry, our communities, and the world. Our mission is to build great products that accelerate next-generation computing experiences – the building blocks for the data center, artificial intelligence, PCs, gaming and embedded. Underpin

    Job Source: Advanced Micro Devices
  • eTeam, Inc.

    Design Verification Engineer

    San Jose, CA, United States

    • Ending Soon

    Job Title: Verification Engineer Location: San Jose, CA POSITION SUMMARY QUALIFICATIONS: Education Requirements •BS/MS in EE/CE, plus 5+ years of Design Verification experience •Familiarity with ASIC, Computer and Embedded Systems Architectures •Excellent oral and written communication skills with people at all levels, a must. •Team player, with ex

    Job Source: eTeam, Inc.

Principal Engineer - Design Verification

Santa Clara, CA, United States

About Marvell

Marvell's semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell's Custom Compute & Storage business unit designs and verifies SoCs that provide cutting-edge solutions in AI/ML, Network processing, Compute, Automotive, and Baseband for our customers. Come and help us define, architect, design, implement, and verify Marvell's next-generation SOCs. Apply today! What You Can Expect

The candidate will be working on verification of Marvell's AI/ML, Network processing, Compute, Automotive, and Baseband SoCs and IPs.

Develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers using System Verilog and UVM methodology.

Develop verification testplan and write tests using random techniques and coverage analysis, and work with designers to ensure it is complete.

Develop tests and tune the environment to achieve coverage goals.

Debug failures and work with designers to resolve issues.

Architecting, developing and maintaining tools to streamline the design of state-of-the-art multicore SoCs.

Experience with analysis/closure of code and functional coverage.

What We're Looking For

Strong experience developing complex/random verification environments using System Verilog/UVM/OVM.

Strong experience with writing and executing detailed verification test-plan.

Strong experience with scripting languages such as Python or Perl and EDA verification tools, as well as bug tracking and regression mechanisms.

Strong experience with object-oriented design and implementation.

Preferred/Plus:

Hands-on verification experience with subsystems such as ARM/processor, memory, networking, NoC, and Cache designs.

Experience with protocols such as AMBA, PCIe, Ethernet, I2C, SPI, and UART.

Working knowledge of C/C++ for modeling and code development to run on ARM/processors.

Familiarity with Post-Silicon validation and debug.

Experience with Gate Level Simulations.

Excellent communication skills to interface internally and externally with all levels of the organization and to participate in problem-solving and quality improvement activities.

Demonstrates good analysis and problem-solving skills.

Has an inherent sense of urgency and accountability.

Must have the ability to define problems, issues, and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets.

Must have the ability to multi-task in a fast-paced environment.

Work independently & manage deliverables to align with the project goals

Education :

Bachelor's degree in Computer Science, Electrical Engineering, or related fields and 10-15 years of related professional experience.

Master's degree and/or PhD in Computer Science, Electrical Engineering, or related fields with 5-10 years of experience.

#LI-TM1

Expected Base Pay Range (USD)

137,510 - 206,000, $ per annum The successful candidate's starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation and Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.This role is eligible for our hybrid work model in which you will be able to split time between working from home and on-site in a Marvell office. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at .

#J-18808-Ljbffr

Apply

Create Email Alert

Create Email Alert

Email Alert for Principal Engineer - Design Verification jobs in Santa Clara, CA, United States

ⓘ There was an unexpected error processing your request.

Please refresh the page and try again.

If the problem persists, please contact us with your issue.

Email address is already registered

You can always manage your preferences and update your interests to ensure you receive the most relevant opportunities.

Would you like to [visit your alert settings] now?

Success! You're now signed up for Job Alerts

Get ready to discover your next great opportunity.