Start Your Search Here

push notification bell

Would you like to receive notifications about Engineering jobs in Folsom?

push notification bell

You have blocked notifications

Oops! You have blocked notifications. Click here for more info

You have blocked notifications, please check your browser settings.

push notification bell

You're currently subscribed to job notifications

Want to change your notifications for job alerts?

push notification bell

Subscribe to notifications

You will no longer receive notifications

Job Search

Micron Technology, Inc

Folsom / Global

HBM SoC RTL Design Engineer

  • $120.000 - $150.000

Job Summary

Salary Range:
$120.000 - $150.000
Apply Now

Job Description

This role is a hands‑on technical position focused on RTL build, IP integration, debugging, and pre/post‑silicon support within Micron’s Heterogeneous Integration Group.

Key Responsibilities Design and implement RTL for SoC‑level blocks and subsystems used in HBM logic die.

Integrate internal and third‑party IP (controllers, microcontrollers, NOC, RAS, MBIST, interfaces, adapters, buffers, PHY‑adjacent logic).

Collaborate with SoC architects to translate architectural and micro‑architectural specifications into high‑quality RTL implementations.

Participate in SoC‑level integration activities, including clocking, reset, power intent, and configuration infrastructure.

Assist with pre‑silicon validation and post‑silicon bring‑up, including root‑cause analysis of silicon issues.

Contribute to design documentation, block specifications, and design reviews.

Collaborate multi‑functionally with Product Engineering, Test, Probe, Process Integration, and Manufacturing to ensure robust and manufacturable builds.

Minimum Qualifications Bachelor’s or master’s degree in electrical engineering, computer engineering, or a related field, with a minimum of 10‑year experience in the field.

Proficiency in SystemVerilog/Verilog and familiarity with SoC integration methodologies.

Experience with the RTL‑to‑GDS flow, including synthesis, static timing analysis, and design sign‑off considerations.

Familiarity with EDA tools from Cadence, Synopsys, and/or Siemens.

Programming or scripting experience (Python, TCL, Perl, or shell scripting).

Preferred Qualifications Experience with HBM, DRAM, or memory‑centric SoC designs.

Familiarity with high‑speed interfaces, clocking strategies, reset architectures, and power management concepts.

Exposure to DFT concepts (scan, MBIST, BIRA/BISR) and debugging.

Experience with hardware emulation or acceleration platforms (Palladium, Veloce, Zebu).

Equal‑Opportunity Statement Micron is proud to be an equal‑opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity, or any other factor protected by applicable federal, state, or local laws.

#J-18808-Ljbffr

Apply Now

Similar Opportunities

View all jobs